How did you learn SystemVerilog and UVM ?

This post has been de-listed

It is no longer included in search results and normal feeds (front page, hot posts, subreddit posts, etc). It remains visible only via the author's post history.

Post Flair (click to view more posts with a particular flair)

Advice / Help

Post Body

I am a master’s student who recently moved to the US to pursue a degree in Computer Engineering. I want to learn SystemVerilog (SV) and Universal Verification Methodology (UVM) from scratch because my undergraduate program in India didn’t cover these topics. My goal is to become a Design Verification engineer, but I currently lack knowledge in SV and UVM. Unfortunately, the courses at my graduate university here in the US aren’t providing the help I need.

Can anyone guide me on how to learn these skills from scratch within 6 months?

Author

Account Strength

40%

Account Age

1 year

Verified Email

Yes

Verified Flair

Total Karma

293

Link Karma

239

Comment Karma

Profile updated: 3 days ago

Posts updated: 1 month ago

No_Turnover9025

Subreddit

r/FPGA

Post Details

We try to extract some basic information from the post title. This is not always successful or accurate, please use your best judgement and compare these values to the post title and body for confirmation.

Posted: 1 year ago
Reddit URL: View post on reddit.com
External URL: reddit.com/r/FPGA/commen...